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Abstract—The J-PARC Main Ring (MR) is a high intensity
proton synchrotron, which accelerates protons from 3 GeV to
30 GeV. The MR delivers 2.6 × 1014 protons per pulse, which
corresponds to the beam power of 500 kW, to the neutrino
experiment as of May 2018, and the studies to reach higher
beam intensities are in progress. During studies, we observed
the longitudinal dipole coupled-bunch instabilities in the MR for
the beam power beyond 470 kW. To mitigate them for higher
beam intensities, we have developed a longitudinal mode-by-mode
feedback system. The feedback system consists of a wall current
monitor, a FPGA-based feedback processor, RF power amplifiers,
and a RF cavity as a longitudinal kicker. In the feedback
processor, we utilize the single sideband filtering technique to
detect the oscillation components of the individual coupled-bunch
mode in the beam signal. The frequency response of the filters
in the feedback processor matched well with the simulation. The
oscillation amplitude of the coupled bunch oscillation measured
by the system agreed with the oscilloscope analysis.
Index Terms—LLRF, field-programmable gate array (FPGA),
MicroTCA, longitudinal feedback, proton synchrotron, J-PARC.
I. INTRODUCTION
A. J-PARC
THE Main Ring synchrotron (MR) [1] in the Japan ProtonAccelerator Research Complex (J-PARC) [2] is a high
intensity proton synchrotron which accelerates protons from
3 GeV to 30 GeV. The MR delivers the proton beams to the
neutrino experiment by the fast extraction (FX), and to the
hadron experiments by the slow extraction (SX).
The parameters of the MR and its RF system for the FX
are shown in Table I. Figure 1 shows the revolution frequency,
frev, and the synchrotron frequency, fs, in the MR. During the
acceleration from 3 GeV to 30 GeV, the synchrotron frequency
is changing largely from 350 Hz at the injection to 30 Hz at the
extraction along with the change of the revolution frequency
from 185 kHz to 191 kHz.
The MR delivers 2.6 × 1014 protons per pulse, which
corresponds to the beam power of 500 kW, to the neutrino
experiment as of May 2018. Large longitudinal bunch oscil-
lation was observed in the MR for the beam power beyond
470 kW [3], and it is necessary to suppress the oscillation for
stable beam acceleration at the beam power higher than 500
kW.
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TABLE I




beam intensity (achieved) 2.6× 1014 ppp
beam power (achieved) 500 kW
repetition period 2.48 s
accelerating period 1.4 s
accelerating frequency fRF 1.67–1.72 MHz
revolution frequency frev 185–191 kHz
harmonic number hRF 9
number of bunches Nb 8
maximum rf voltage 320 kV
No. of cavities 7 (h=9), 2 (h=18)
Q-value of rf cavity 22
Fig. 1. The revolution frequency frev and the synchrotron frequency fs in
the J-PARC MR from the injection to the extraction.
B. Longitudinal Bunch Oscillation in the J-PARC MR
The longitudinal beam oscillation can be seen in a mountain
plot. Figure 2 shows the typical mountain plot of the beam
signal at the beam power of 480 kW. The beam signal from
an Wall Current Monitor (WCM) [4] is recorded by an os-
cilloscope. The longitudinal dipole oscillation keeps growing
from the middle of the acceleration. Each bunch has different
amplitude and phase of the dipole oscillation. This kind of the
oscillations is called the coupled bunch (CB) oscillation, and
the instability caused by the CB oscillation is called the CB
instability (CBI).
C. Coupled Bunch Oscillation
For M bunches, there are M modes of the CB oscillation
with the mode number n = 0...M − 1. The CB modes can























Fig. 2. The mountain plot for the fast extraction in the J-PARC MR with
the beam power of 480 kW during the studies. [3]
Fig. 3. The spectra of the synchrotron sidebands corresponding to the coupled
bunch oscillation mode for the J-PARC MR [3].
sidebands of the harmonic components [5]. The frequency of
the CB mode n can be expressed as follows:
fp,m,n = |(pM + n)frev +mfs|, (−∞ < p <∞), (1)
where frev is the revolution frequency, fs the synchrotron
frequency, and m the type of the synchrotron motion. The
case with m = 1 corresponds to the dipole oscillation, and
the case with m = 2 corresponds to the quadruple oscillation.
The CB modes appear as the Upper synchrotron Side Bands
(USBs) and the Lower synchrotron Side Bands (LSBs) in the
cases of p ≥ 0 and p < 0, respectively. Below the accelerating
frequency, the LSB and the USB with the CB mode n can be
expressed as follows:
fUSBn = nfrev +mfs (2)
fLSBn = (M − n)frev −mfs. (3)
There are 9 CB modes for the MR since the harmonic
number of the MR is 9. The spectra of the synchrotron
sidebands corresponding to the CB modes in the MR up to
the harmonic h = 11 are illustrated in Fig. 3. There are
two sidebands with different CB modes in each harmonic
component.
Based on the analysis of the longitudinal CB oscillation
[3], strong CB oscillation of mode n = 8 was observed in the
harmonic component of h = 8, 10. The suppression of these






















Fig. 4. Block diagram of the longitudinal mode-by-mode feedback system.
Fig. 5. The frequency response of the impedance of the RF cavity.
II. LONGITUDINAL MODE-BY-MODE FEEDBACK SYSTEM
To mitigate CB instabilities, we have developed a longitu-
dinal mode-by-mode feedback system.
Figure 4 shows the block diagram of the longitudinal mode-
by-mode feedback system. The feedback system consists of a
WCM, a FPGA-based feedback processor, RF power ampli-
fiers, and a RF cavity as a longitudinal kicker. The beam signal
is detected by a WCM and fed to a feedback processor. The
feedback processor detects the CB oscillation components of
the beam signal and uses it for the feedback control. The detail
design of the feedback processor is discussed in the following
section. The feedback signal from the feedback processor is
led to a high level RF (HLRF) system consisting of power
amplifiers and a RF cavity.
The feedback system utilize the existing HLRF system used
for the acceleration in the MR. Figure 5 shows the frequency
response of the impedance of the RF cavity used for the
acceleration in the MR. The RF cavity has impedance large
enough to generate the kick voltage for the feedback in the
frequency range for h = 8, 10 component, and can be used as
a longitudinal kicker.
The feedback signal from the feedback processor is summed
with the RF signal from the existing low level RF (LLRF) sys-
tem for the acceleration [6]. The summed signal is amplified
by the RF power amplifiers and fed into the RF cavity not only
to accelerate the beam but also to control the beam oscillation.
A/D-D/A AMC module
• Developed by Mitsubishi Electric TOKKI System Co.,Ltd. 
• 8 ADC and 2 DAC
• Analog signal through Zone3 (ClassA1.1) Connector
• PCI-Ex and GbE through Zone1 AMC Connector
• EPICS-IOC running on embedded Linux on Zync FPGA
• Enables the remote control and the easy integration into 












































































Figure 4: Block Diagram of new A/D, D/A board. 
2.3 MTCA.4 Zone3 ClassA1.1のピンアサイン 
MTCA.4 規格のカードにおける Zone3 推奨コネク
タのピンアサイン Class A1.1は次のとおりである。 
 
Analog signal transmission zone: 
x 10 channel AC-coupled differential input signals 
x 10 channel DC-coupled differential input signals 
x 5 channel DC-coupled differential output signals  
Digital clock signal transmission zone: 
x 6 AC-coupled differential inputs for low-jitter clock 
signals 
User signal transmission zone: 
x 6 LVDS inputs / outputs for user-configuration 
x 3 LVDS outputs with fixed output direction 





ク入力を 1ch、LVDS入出力を 6ch、別途 TCLK出力
を接続した。これは、FPGA の外部ピンリソースの
関係上必要最低限に集約したためである。 











今回採用した A/D 変換 IC は JESD204B エンコー
ダを使ってディジタルデータを出力する、入力側の
FPGA には JESD204B デコーダをインプリメントし
た。設計期間を短縮するために JESD204B デコーダ







VIVADO 用の IP コアは、設定できる項目が増えて
いた。A/D 変換 IC の JESD204B のパラメータに合
せて、まず使い慣れた ISE で設計を始めた。FPGA
のコンフィグレーションデータを作成して、実機で
動作確認を行ったが、正常に A/D 変換 IC の出力を
























プからの RF 信号を IF 信号に変換して、Zone3 のコ
ネクタ（ZD コネクタ）を介して伝送され前面の
AMC に実装している A/D 変換回路でデジタイズさ
れる。その後、同じ AMC 上の FPGA で信号処理を
するもしくは、別の CPU-AMC で演算処理をして




2.2 新しい A/D・D/Aボードの構成 
私たちが開発した新しいボードを Figure 3 に示す。
MTCA.4の広い RTMに RF回路を実装して利用する
ために、DESY が推奨している Zone3 のコネクタピ
ンアサイン「ClassA1.1」を採用した。 
私たちが以前開発した MTCA.4 規格準拠の FMC
キャリアボードと同じ SoC FPGA「Zynq」を採用し
て開発期間の短縮を図った。2つの FMCを実装でき
る機能をなくした代わりに A/D・D/A 変換 IC を直
に実装した。FPGA 内蔵の CPU（ARM Cortex-A9）
で使うワークメモリ（DDR3-SDRAM）は 1GiB であ




光通信できるように SFP モジュールを 2つ実装した。
バックパネルに接続される AMC コネクタには
Gigabit Ethernetと PCI Express×4用の高速シリアル
インタフェイスを接続した。諸元を Table 1 に、機
















Figure 3: MTCA.4 A/D, D/A Board Zone3 Class A1.1. 
 
Table 1: Specifications of New Control Board 
FPGA Zynq  XC7Z045-1FFG900C 
OS Xilinx Linux (EPICS-IOC) 
RAM DDR3-SDRAM 1GiB×2 (PL, PS) 
FPGA Configuration QSPI FLASH-ROM 16MiB, SD Card, Remote Update 
ADC 8ch, 16bit, 370MSPS max., BW 800MHz 
DAC 2ch, 16bit, 500MSPS max. 
Zone1 (AMC Connector) Port[0:1]:1000BASE-BX, Port[4:7]: PCI Express Gen2 
Port[17:20]:M-LVDS, IPMB: IPMI v1.5 support 
Zone3 (ZD connector) Class A1.1(RFin×8ch,DCout×2ch,CLKin×1,DIO×6pair,TCLKout) 
SFP 2ports 
Switch 8bit DIP-switch 
Front Panel LED Hot swap status (blue), Error status (red), Running status (green) 
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Fig. 6. Pictures of the longitudinal mode-by-mode feedback processor. [7]
III. LONGITUDINAL MODE-BY-MODE FEEDBACK
PROCESSOR
We developed a FPGA-based longitudinal mode-by-mode
feedback processor for the feedback system. The feedback
processor was manufactured by Mitsubishi Electric TOKKI
Systems Corporation based on the MicroTCA.4 architecture.
Figure 6 shows the pictures of the longitudinal mode-by-
mode feedback processor. The feedback processor consists of
an AMC and a Rear Transition Module (RTM).
The general purpose AMC module [7] developed by Mit-
subishi Electric TOKKI Systems Corporation is used in the
system. The AMC has 8 ADC channel by 4 ADC1 chips, 2
DA channel with a DAC2 chip, and a FPGA. Xilinx Zynq
XC7Z045 SoC FPGA is used as a FPGA not only for the
1Texas Instruments ADC16DX370 16-bit 370-MSPS ADC
2Analog Devices AD9783 16-bit 500-MSPS DAC
signal processing but also for the management of the module
itself via EPICS IOC running on the embedded Linux. The 1-
GB DDR3-SDRAM on the AMC is used as a pattern memory
to store the pattern. A single slot AMC backplane is connected
to the AMC to provide the ethernet connection and the power.
The RTM has analog and digital I/O ports and is used as
the signal transition module for the AMC. The RTM generates
the 144-MHz clock signal for the ADC and the FPGA from
the 12-MHz J-PARC master clock by a phase lock loop.
Figure 7 shows the block diagram of the longitudinal mode-
by-mode feedback processor. The feedback processor works
at a system clock of 144 MHz from the RTM module. The
frequency and the phase signals are generated in the Direct
Digital Synthesis (DDS) block. The digitized waveform of
the beam signal is converted into the baseband signal of each
harmonic component by the Digital Down Converter (DDC).
and used for the feedback control. The control of each CB
mode is achieved by the feedback control of each synchrotron
sideband component filtered by the single sideband filter
(SSBF) [8]. The outputs of the feedback control are converted
to the RF signal by the Digital Up Converter (DUC). The
RF signals are summed and converted to the analog signal
by the DAC. The feedback processor can process 6 different
harmonic components at the same time. The waveforms of the
I/Q waveform at each processing stage were recorded and can
be acquired via EPICS.
A. Direct Digital Synthesis
The phase signals used for the signal demodulation and the
modulation in the feedback processor are generated by the
DDS. The 34-bit phase accumulator generates the phase signal
from the frequency signal. The frequency patterns are stored
as 32bit words in the DDR3 memory, and loaded from the
memory in each pattern clock of 5 kHz. The frequency pattern
for the revolution frequency contains the initial frequency as
a header word and latter words contains frequency offsets
information. The revolution frequency signal is generated by
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Fig. 8. Block diagram of the Digital Down Converter(DDC).
the initial frequency in each control clock of 250 kHz.
B. Digital Down Converter
The digitized beam signal is down-converted into the base-
band I/Q signals of each harmonic component by the DDC.
Figure 8 shows the block diagram of the DDC. The digitized
beam signal is mixed with the sine and cosine signals of the
harmonic frequency. The sine and cosine signals are generated
by the CORDIC using the phase signal of the harmonic. The
phase signal of the harmonics is generated by multiplying the
revolution phase signal with the selected harmonic number.
The phase offset to the CORDIC can be set to compensate
the phase frequency response of the system. The LUT for the
phase offset is addressed by the harmonic frequency.
The mixed signals are led to the Low Pass Filter (LPF)
and the baseband I/Q signal is detected. The 5-stage CIC
(Cascaded Integrator and Comb) filter is used as a LPF. The
CIC filter is running at 144 MHz as the sampling clock. Its
decimation ratio is 2 and the differential delay is 256 clocks.
C. Single Sideband Filter
The LSB and USB are detected separately by the SSBF.
Figure 9 shows the block diagram of the SSBF implemented
in the feedback processor.
The I/Q signals of the the harmonics component which
contain the synchrotron sidebands are expressed as
I = B sinφB +
∑
l=1..2




Ul sin (lωst+ φUl) (4)
Q = B cosφB +
∑
l=1..2




Ul cos (lωst+ φUl) , (5)
where ωs is the synchrotron frequency satisfying ωs = 2pifs,
Ll(φLl), B(φB) and Ul(φUl) the amplitude (phase) of LSB,
baseband, and USB components, respectively, and l the type
of the synchrotron motion.
The I,Q signals are mixed with sinmωst, cosmωst, and
summed or subtracted to get SU ,DU ,SL,DL:




Ll cos (−lωst−mωst+ φLl)




Ul cos (lωst−mωst+ φUl) (6)




Ll cos (−lωst−mωst+ φLl)































































































Fig. 9. Block diagram of the Single Sideband filter block.




Ll sin (−lωst+mωst+ φLl)




Ul sin (lωst+mωst+ φUl) (8)




Ll cos (−lωst+mωst+ φLl)




Ul cos (lωst+mωst+ φUl) . (9)
The harmonic number m for the synchrotron frequency can
be changed in the feedback processor to select the type of
the longitudinal motion. The sine and the cosine signals for
mixing are generated by the CORDIC. The phase offset to
the CORDIC can be set separately for the LSB and USB to
compensate the phase frequency response of the system. The
LUT for the phase offset is addressed by the harmonics of the
synchrotron frequency.
The I/Q signal of USB(LSB), IU (IL), QU (QL) for the
selected type of the synchrotron motion are obtained by
applying a narrow LPF to DU (SL),SU (DL), respectively:
IU = Um sinφUm (10)
QU = Um cosφUm (11)
IL = Lm sinφLm (12)
QL = Lm cosφLm . (13)
The narrow LPF is required to suppress the sideband
component at the harmonics of the synchrotron frequency
which changes during the acceleration. In the case of general
CIC filter as a LPF, its fixed frequency response changes its
performance to suppress these sidebands along with the change
of the synchrotron frequency. This means the amount of the
remaining sideband component is changed during the accelera-
tion and makes it difficult to control only the selected sideband.



























Fig. 10. Block diagram of the feedback block.
the whole beam cycle, the two-stage frequency tracking CIC
filter is used as a narrow LPF. The frequency tracking CIC
filter is the CIC filter which changes its notch position along
with the frequency pattern. This functionality is achieved by
running the CIC filter with 32nd-harmonic of the 1st notch
frequency and set its differential delay as 32 clocks. With
this setting, the CIC filter has notches at the harmonics of
the 1st notch frequency. By setting the synchrotron frequency
pattern as the 1st notch frequency of the filter, the filter can
always suppress the unwanted sidebands while they change
their positions during the acceleration.
The I/Q signals of the LSB and the USB are up-converted
to the baseband signal of the harmonic component by mixing
with the sinusoidal signal of the synchrotron frequency:
I ′U = IU cosmωst+QU sinmωst (14)
Q′U = QU cosmωst− IU sinmωst (15)
I ′L = IU cosmωst−QL sinmωst (16)
Q′L = QL cosmωst+ IL sinmωst, (17)






L) are the up-converted I and Q
signals of USB(LSB) components, respectively. After up-
conversion, I/Q signal of the LSB and the USB are summed
as the I/Q signal to the feedback block:











































































Fig. 12. Block diagram of the Digital Up Converter(DUC).
Q′ = Q′U +Q
′
L, (19)
where I ′ and Q′ are the baseband I/Q signals the harmonic
components only with the sideband component. The summa-
tion of the LSB and the USB can be disabled individually so
that sidebands to be controlled can be selected.
D. Feedback Control Block
Figure 10 shows the block diagram of the feedback block.
For the feedback control, a Proportional (P) and an Integral
(I) controller is implemented in the feedback logic. The P
controller runs with the system clock of the 144 MHz and the
I controller runs with 250 kHz. The I/Q reference values are
loaded from the pattern memory in each pattern clock.
The reference pattern can be modulated with the syn-
chrotron frequency for the beam excitation measurement.
Figure 11 shows the block diagram of the modulation block.
The reference I/Q pattern is mixed with the sine and the cosine
signal of the modulation frequency as same way as that used
in the single sideband modulator in the SSBF. The sideband
to be excited by the modulation can be selected.
Fig. 13. The frequency response of the feedback processor with the
synchrotron frequency set to be 100 Hz.
E. Digital Up Converter
The feedback output is up-converted to a RF signal by the
DUC. Figure 12 shows the block diagram of the DUC. The
feedback output I/Q signal is mixed with the sine and the
cosine signal of the harmonic frequency and summed together
as a RF signal. The gain adjustment is done after the up-
conversion. The amplitude frequency response of the RF cavity
is compensated by the gain LUT addressed by the harmonic
frequency. An additional gain control can be done by a gain
pattern. The RF signals from all the harmonic blocks are
summed and used as the input to the DAC.
IV. SYSTEM PERFORMANCE TEST
A. Frequency response
The frequency response of the feedback processor was mea-
sured with a network analyzer. The input and the output ports
of the feedback processor were connected directly to those of
the network analyzer. The revolution frequency pattern was
set to 200 kHz with the harmonic number of 8. The gain of
the P controller was set to 1 and that of the I controller was
set to 0 so that only proportional control was enabled. The
reference I/Q pattern was set to (I,Q) = (0, 0) to see the
frequency response of the filter. The synchrotron frequency
pattern was set to constant value for the measurement. Only
one sideband was enabled for the output in the SSBF block to
see the frequency response of the processor for each sideband.
Figures 13 and 14 show the frequency response of the
feedback processor in the case of the synchrotron frequency at
100 Hz and 30 Hz, respectively. In both synchrotron frequency
setup, the system had maximum transmission with the gain
around 0 dB at the selected sideband frequency, and the
DC component and the other sideband component were well
suppressed below -80 dB. The measured frequency response
matched well with the calculation. This proves that the SSBF
worked as designed.
Fig. 14. The frequency response of the feedback processor with the
synchrotron frequency set to be 30 Hz.
Fig. 15. The mountain plot for the beam excitation measurement.
B. Measurement of the beam oscillation
The performance of the system to excite and detect the
beam oscillation was measured with beam. The measurement
was done with the configuration for the beam operation
which shown in the Fig. 4. The feedback loop was opened
for the measurement. The system kicked the beam with the
excitation voltage pattern and monitored the beam oscillation.
The excitation voltage pattern was controlled by modulating
the I/Q reference pattern. The USB of the harmonic component
of h = 8 was excited by the modulation to have the CB oscil-
lation of mode n = 8. The calculated synchrotron frequency
pattern was used for the sideband detection and also for the
modulation in the feedback processor. A single RF cavity was
used in the feedback system to generate the kick voltage of
2.5 kV. The excitation was started from 1.0 sec after the beam
injection.
The excitation measurement was done with 12-kW beam
Fig. 16. The time variation of the oscillation amplitudes of each CB mode
based on the bunch centers motion analysis.
low enough to get the stable beam without any longitudinal
oscillation. Figure 15 shows the mountain plot for the beam
excitation measurement. The beam oscillation growing from
1.0 sec can be seen in this plot. This proves that the system
can generate kick voltage large enough to control the beam
oscillation.
The oscillation amplitude of each CB mode was obtained
by analyzing the motion of bunch centers [3], [9]. The motion
of bunch centers were obtained from the analysis of the
beam signal recorded by the oscilloscope. Figure 16 shows
the variation of the oscillation amplitudes of each CB mode
based on the bunch centers motion analysis. No significant CB
oscillation observed in all CB modes before the excitation, and
only mode n = 8 has significant growth after the excitation.
This result shows that the CB oscillation of mode n = 8 was
successfully excited.
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Fig. 17. The time variation of the amplitudes of the the LSBs (left) and USBs (right) of the harmonic components detected by the feedback processor.
Figure 17 shows the time variation of the amplitudes of
the the LSBs and USBs of the harmonic components detected
by the feedback processor. The amplitudes of the sidebands
were obtained from the recorded waveform of the sideband I/Q
complex signal at the output of the CIC filter in the SSBF. The
amplitude of the LSBs and USBs of the harmonic component
with h = 5...10 were recorded. No significant oscillation was
observed in any sidebands of monitored harmonic component
before the excitation, and only the LSB of h = 10 component
and the USB of the h = 8 component had significant growth
with the excitation. Both sidebands correspond to the CB mode
n = 8. These sidebands show the similar growth as those
measured in the analysis of the oscilloscope data. This result
proves that the sideband detection function of the feedback
processor worked as expected with the beam.
V. SUMMARY AND OUTLOOK
We summarize the article as follows.
The longitudinal coupled bunch oscillation becomes serious
in the J-PARC MR. To mitigate it for stable beam operation
with higher beam intensities, we developed a longitudinal
mode-by-mode feedback system for the coupled bunch oscil-
lation in the J-PARC MR. The feedback processor detect and
control the synchrotron sidebands of each CB mode utilizing
the single sideband filter.
The frequency response of the filters in the feedback proces-
sor was measured with the network analyzer and was matched
well with the calculation. The sideband detection performance
of the system was tested with exciting the 12-kW beam. The
CB oscillation of the selected mode was successfully excited
and the oscillation amplitude of the coupled bunch oscillation
measured by the system agreed with the oscilloscope analysis.
We will perform the beam test to suppress the beam
oscillation by closing the feedback loop. The measurement
of the phase offset LUT with the beam in the feedback loop
is a key to close the loop.
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